Towards ALD-grown MoS₂ devices for CMOS BEOL

<u>C. Márquez</u>^{*}, F. Lorenzo, J. Galdón, R. Ortega, M. Caño-Garcia, L. Donetti, C. Navarro and F. Gamiz¹ ¹Lab. of Graphene and 2D Materials, CITIC-UGR, Department of Electronics, University of Granada

The achievement of isolated graphene in 2004 [1] by Geim and Novoselov has significantly boosted research in two-dimensional (2D) materials. Among the most promising 2D materials for the next electronic nodes are the transition metal dichalcogenides (TMDs), which present [2]: i) suitable bandgaps to be compatible with CMOS technology, ii) large effective masses reducing source-to-drain tunneling, iii) controllable thicknesses at the atomic level allowing excellent electrostatic control. However, difficulties in their fabrication such as the scarcity of scalable fabrication methods [3] still suppose a bottleneck for their industrial implantation. Despite the synthesis of these materials appearing simple, the use of high-temperature synthesis methods such as chemical vapor deposition (CVD) are forbidden in the direct 2D material growth on top of already processed silicon CMOS circuits. This fact obligates to use a mandatory layer-transfer process after growing the 2D material on a sacrificial substrate. On the other hand, atomic layer deposition (ALD) enables precise control over the thickness of the deposited layers due to a two-phase self-limiting process, conducted at relatively low temperature (100-400°C). This temperature range is compatible with the back-end-of-line (BEOL) of CMOS technology [4]. Nevertheless, this low temperature may also cause poor crystallization and small grain size in the 2D layer, potentially limiting the carrier mobility and device performance [5].

We present MoS₂ back-gated devices synthesized via ALD through [(NtBu)₂(NMe₂)₂Mo] and H₂S precursors [6]. The process was carried out directly on Si/90nm-SiO₂ wafers (100 mm) controlling the final MoS₂ thickness as a function of the number of cycles at a fixed temperature of 370°C. The various wafer colors depicted in Figure 1.a are indicative of diverse deposited layer thicknesses and absorbance properties. The confirmation of the synthesized MoS₂ layer was performed through Raman characterization as illustrated in Figure 1.b. The spectrum exhibits three characteristic peaks: one appearing around 509 cm⁻¹, associated with the presence of Si/SiO₂ beneath the MoS₂; and the two peaks corresponding to the in-plane (E_{2g}) and the out-of-plane (A_{1g}) vibrational modes produced by 2H-MoS₂ crystals. Regardless the number of cycles employed in the synthesis, the peaks exhibit a separation of 24 cm⁻¹, indicative of a multi-layer material. In Figure 1.c, the atomic force microscopy topography of an etched device corroborates the presence of an approximately 10 nm-thick MoS₂ layer in a 90-cycles sample. Evaluation of the MoS₂ sheet resistivity was directly carried out through 4-probe characterization without any processing. Sheet resistance divided by the form factor $(F \sim \pi / \ln(2))$ [7] as a function of the synthesis parameters is shown in Figure 1.d suggesting resistivities in the M Ω range. Note that the sample is characterized at zero back-gate bias. Increasing the number of cycles and reducing the synthesis temperatures seems to conduct a material conductivity improvement.

To create back-gated devices, we employed standard photolithography with a metal (Cr/Au) lift-off process and SF₆ selective etching. Unfortunately, due to layer delamination (a common issue with these 2D materials [8]), only few structures were available. Initial electrical characterization of the back-gated devices revealed interestingly symmetrical output characteristic (Figure 2.a) and a prominent p-type branch (Figure 2.b). Significative gate leakage and the absence of photocurrent phenomenon were reported. Additionally, considerable hysteresis in the double gate swept, related to the interface traps,

^{*} Corresponding author: Carlos Márquez email: carlosmg@ugr.es

were observed. These advances open the door to optimizing the layer thickness and lithography process for scalable and CMOS-compatible ALD-grown MoS_2 transistors.

References

[1] K. S. Novoselov *et al.*, *Science*, vol. 306, no. 5696, pp. 666–669, Oct. 2004.
[2] C. Huyghebaert *et al.*, 2018 IEEE IEDM, p. 22.1.1-22.1.4.
[3] Z. Ahmed *et al.*, 2020 IEEE IEDM, p. 22.5.1-22.5.4.
[4] H. C. M. Knoops, T. Faraz, K. Arts, and W. M. M. (Erwin) Kessels, *J. Vac. Sci. Technol. A*, vol. 37, no. 3, p. 030902, Mar. 2019.
[5] M. Mattinen *et al.*, *Chem. Mater.*, vol. 34, no. 16, pp. 7280–7292, Aug. 2022.
[6] A. Sharma *et al.*, Nanoscale, vol. 10, no. 18, pp. 8615–8627, 2018.
[7] S. Cristoloveanu, et al. *Klumer Academic*, 1995 [8] T. Schram *et al.*, 2017 47th European Solid-State Device Research Conference, Sep. 2017, pp. 212–215.



Figure 1: a) ALD-grown MoS₂ layers with increasing number of cycles (from left-bottom corner to left-top corner) on 100mm SiO₂/Si wafers. b) Raman spectrum for a 90 cycles MoS₂ layer. c) AFM topography of an etched area. d) Four-probe sheet resistance for different number of cycles and temperature.



Figure 2: Output a) and transfer b) characteristics for a back-gated MoS₂ device synthesized at 370°C with 90 ALD cycles. Light corresponds to artificial microscope light conditions. L=45 µm, W=100 µm.