Effect of Al2O³ on the operation of SiNX-based MIS RRAMs

A.E. Mavropoulis^{1*}, N. Vasileiadis^{1,2}, P. Normand¹, C. Theodorou³, G. Ch. Sirakoulis¹, S. Kim⁴, P. Dimitrakis¹

1 Institute of Nanoscience and Nanotechnology, NCSR "Demokritos", Ag. Paraskevi 15341, Greece ² Department of Electrical and Computer Engineering, Democritus University of Thrace, Xanthi 67100, Greece

³ Univ. Grenoble Alpes, Univ. Savoie Mont Blanc, CNRS, Grenoble INP, IMEP-LAHC, 38000 Grenoble, France

⁴Division of Electronics and Electrical Engineering, Dongguk University, Seoul 04620, South Korea

A large variety of resistive memory (RRAM) technologies are prominent. Nevertheless, a few fulfill the requirements for CMOS integration and meet the commercialization standards. SiN_x was found to exhibit competitive resistance switching (RS) properties and attractive SiN_X -based RRAM devices have been recently demonstrated [1-3] utilizing a metal-insulator-semiconductor structure comprising 7nm LPCVD SiN_X (x = 1.27) on heavily doped n⁺⁺ Si (N_d = 1×10^{20} /cm³) and 30nm Cu acting as bottom (BE) and top electrode (TE) respectively. Al_2O_3 has been used in the past as a buffer layer in RRAMs to improve the RS and the cycle-to-cycle variations [4]. In this context, we investigated the effect of inserting a thin Alumina layer between the top electrode and SiN. A reference sample without the Al_2O_3 was prepared for the shake of comparison [\(Figure 1\)](#page-1-0). The 3nm Al_2O_3 layer was deposited by MEMS ALD. The TE was covered by a 30nm Pt to prevent oxidation.

[Figure 2a](#page-1-1) presents I-V curves measured for different compliance currents (I_{CC}) . The SET and RESET voltages were statistically analyzed in [Figure 2b](#page-1-1) and statistical analyses revealed that the addition of Al2O³ slightly reduced the HRS variability. Nevertheless, LRS variability increased. The mean SET voltage of the Al₂O₃/SiN_X sample is 0.9V higher than the reference, which equals the voltage drop on the Al₂O₃ when 5V is applied to the TE according to simulation results. This means that the addition of Al_2O_3 on SiN_X does not alter its operation as a switching material. Multiple SET/RESET cycles were performed using voltage sweeps (I_{CC} 100 μ A). The current at high resistance (HRS) and low resistance (LRS) states is monitored at 0.5V. The $\text{Al}_2\text{O}_3/\text{SiN}_X$ can endure significantly lower number of cycles compared to the reference sample which is probably be attributed to the higher SET/RESET voltages used for A_2O_3/SiN_X sample. The memory window (LRS/HRS) evolution with the number of cycling voltage is shown in [Figure 2c](#page-1-1). Specifically, it begins at $10⁴$ and is stabilized to $10⁵$. This behavior has been previously observed in reference samples [6] and is attributed to the gradual reduction of the length of the raptured conductive filaments during cycling.

Moreover, impedance spectroscopy measurements were performed for pristine and cycled devices, i.e., after the SET/RESET sweeps using different SET I_{CC} . The Nyquist plots for Al_2O_3/SiN_X devices at LRS form a semicircle [\(Figure 3a](#page-1-2)), indicative of an equivalent circuit consisting of a resistor (R_p) and a capacitor (C_p) in parallel and a resistor in series (R_s) . Physically, R_p and C_p correspond to the resistance of the conductive paths formed during SET and the capacitance of the remaining insulating (noswitched) material region, respectively. The dielectric constant (ε') was also extracted [\(Figure 3b](#page-1-2)) for pristine samples, and it was found to be significantly higher (~ 7.7) than the reference sample (~ 5.5) ,

Corresponding author: email: a.mavropoulis@inn.demokritos.gr

which is expected due to the addition of the 3nm Al_2O_3 . Furthermore, the AC conductance (σ) was calculated [\(Figure 3c](#page-1-2)) by subtracting the dc part from the measurements and it becomes clear that *σ*΄ varies as \sim $\!f$. The values of exponent s range from 1.59 to 1.67 and denote that during SET conduction in SiN_X is mainly governed by trap-to-trap tunneling mechanisms (*s* is close to 2) [5].

Acknowledgements

This work was financially supported by the research project "LIMA-chip" (Proj.No. 2748) of the Hellenic Foundation of Research and Innovation (HFRI).

References

[1] N. Vasileiadis, et al., IEEE Trans. on Nanotechnology 20 (2021): 356-364

- [2] N. Vasileiadis, et al., Materials. 14 (2021) 5223.
- [3] N. Vasileiadis, et al., Chaos, Solitons & Fractals 153 (2021): 111533
- [4] L. Chen, et al., Electron Device Letters, IEEE. 31. 356 358
- [5] A. E. Mavropoulis et al., 2023 IEEE NANO, Jeju City, Korea, Republic of, (2023), pp. 596-599
- [6] S. Yu, R. Jeyasingh, Y. Wu, H.-S. Philip Wong, Appl. Phys. Lett., 99, 232105 (2011)

Figure 1 Fabricated Al_2O_3/SiN_X and SiN_X (reference) samples.

Figure 2 a) I-V sweeps with different I_{CC}, b) SET/RESET voltage statistics and c) HRS/LRS at 0.5V.

Figure 3 a) Nyquist plots of A_2O_3/SiN_X devices SET, b) dielectric constant of pristine sample and c) AC conductance of $Al₂O₃$ sample.